



Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

Chip Identification

Line Source:
 Mask Ref :
 Process :
 Version :
 Geometry :


Metallisation/Thickness(KA)

Top : Al 12
 Back: Si

Back Potential: -V
 Man's. Part No:

NOTE: The chip back may be connected to -V or may be left floating.

<u>Pad</u>	<u>Function</u>	<u>Pad</u>	<u>Function</u>
1	A ₀	9	OUT B
2	ENABLE	10	IN 4B
3	-V _{SUPPLY}	11	IN 3B
4	IN 1A	12	IN 2B
5	IN 2A	13	IN 1B
6	IN 3A	14	+V _{SUPPLY}
7	IN 4A	15	GND
8	OUT A	16	A ₁



E & O E. The supply of dice to this layout can only be guaranteed if it forms part of a specification or the chip identification, if below, is requested. Chip back potential is the level at which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated above. If no potential is given the chip back should be isolated. Nominal metallisation thicknesses are based on manufacturer's information. 1 mil. = 0.001inch. Tolerance +/-3 mils.

Topside Metal: Al
Backside: Si
Backside Potential:
Mask Ref:
Bond Pads : .004 min

APPROVED BY: CB
MFG: Harris

DIE SIZE: .108" x .083"
THICKNESS: .019"

DATE: 2/6/01
P/N: HIO-0549-6

DG 10.1.2
 Rev A 3-4-99